JPS6361699B2 - - Google Patents
Info
- Publication number
- JPS6361699B2 JPS6361699B2 JP18477183A JP18477183A JPS6361699B2 JP S6361699 B2 JPS6361699 B2 JP S6361699B2 JP 18477183 A JP18477183 A JP 18477183A JP 18477183 A JP18477183 A JP 18477183A JP S6361699 B2 JPS6361699 B2 JP S6361699B2
- Authority
- JP
- Japan
- Prior art keywords
- lock
- request
- test
- unlock
- processor
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/14—Handling requests for interconnection or transfer
- G06F13/36—Handling requests for interconnection or transfer for access to common bus or bus system
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Multi Processors (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP18477183A JPS6077257A (ja) | 1983-10-03 | 1983-10-03 | マルチプロセツサシステム |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP18477183A JPS6077257A (ja) | 1983-10-03 | 1983-10-03 | マルチプロセツサシステム |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS6077257A JPS6077257A (ja) | 1985-05-01 |
| JPS6361699B2 true JPS6361699B2 (de) | 1988-11-30 |
Family
ID=16159025
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP18477183A Granted JPS6077257A (ja) | 1983-10-03 | 1983-10-03 | マルチプロセツサシステム |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS6077257A (de) |
-
1983
- 1983-10-03 JP JP18477183A patent/JPS6077257A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS6077257A (ja) | 1985-05-01 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US4053752A (en) | Error recovery and control in a mass storage system | |
| EP0121700B1 (de) | Anordnung zur Serialisierung von Speicherzugriffen in einer Datenverarbeitungsanlage zur simultanen Verarbeitung mehrerer Programme | |
| US5136714A (en) | Method and apparatus for implementing inter-processor interrupts using shared memory storage in a multi-processor computer system | |
| EP0363882B1 (de) | Multiprozessorsystem mit Verwendung von einem Kommunikationsregister mit den Prozessoren zugeordneten Speicherstellen | |
| US3618042A (en) | Error detection and instruction reexecution device in a data-processing apparatus | |
| JPS6077257A (ja) | マルチプロセツサシステム | |
| JP2547329B2 (ja) | ロツクデータ設定装置 | |
| JPH01125633A (ja) | マルチプロセッサシステムのデバッグ法 | |
| JPS5834856B2 (ja) | キオクセイギヨソウチ | |
| JPH0769822B2 (ja) | 演算レジスタのバイパスチェック方式 | |
| JPH0368034A (ja) | チェックポイント再試行方式 | |
| JP3130798B2 (ja) | バス転送装置 | |
| JPS6020779B2 (ja) | 複合形電子計算機システム | |
| JPH0395653A (ja) | データ記憶装置のアドレス誤り検出方法 | |
| JPH0548498B2 (de) | ||
| JPS59139199A (ja) | 記憶保護方式 | |
| JPH03232051A (ja) | セマフォアクセス制御方法 | |
| JPH0256663A (ja) | ロツクデータ設定装置 | |
| JPS59200366A (ja) | ロツク制御方式 | |
| JPH04242455A (ja) | プロセッサ間通信トレース回路 | |
| JPS59121455A (ja) | プレフイクシング方式 | |
| JPS5622281A (en) | Buffer memory control system | |
| JPS6318225B2 (de) | ||
| JPH01271844A (ja) | 電子卓上計算機 | |
| JPS6231386B2 (de) |