EP0052553A1 - Integrierte Konstantstromquelle in der CMOS-Technologie - Google Patents

Integrierte Konstantstromquelle in der CMOS-Technologie Download PDF

Info

Publication number
EP0052553A1
EP0052553A1 EP81401753A EP81401753A EP0052553A1 EP 0052553 A1 EP0052553 A1 EP 0052553A1 EP 81401753 A EP81401753 A EP 81401753A EP 81401753 A EP81401753 A EP 81401753A EP 0052553 A1 EP0052553 A1 EP 0052553A1
Authority
EP
European Patent Office
Prior art keywords
transistor
transistors
current
gate
source
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
EP81401753A
Other languages
English (en)
French (fr)
Other versions
EP0052553B1 (de
Inventor
Jean-Claude Bertails
Christian Perrin
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Pour L'etude Et La Fabrication De Circuits Integres Speciaux - Efcis Ste
Original Assignee
Pour L'etude Et La Fabrication De Circuits Integres Speciaux - Efcis Ste
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Pour L'etude Et La Fabrication De Circuits Integres Speciaux - Efcis Ste filed Critical Pour L'etude Et La Fabrication De Circuits Integres Speciaux - Efcis Ste
Publication of EP0052553A1 publication Critical patent/EP0052553A1/de
Application granted granted Critical
Publication of EP0052553B1 publication Critical patent/EP0052553B1/de
Expired legal-status Critical Current

Links

Images

Classifications

    • G—PHYSICS
    • G05—CONTROLLING; REGULATING
    • G05F—SYSTEMS FOR REGULATING ELECTRIC OR MAGNETIC VARIABLES
    • G05F3/00—Non-retroactive systems for regulating electric variables by using an uncontrolled element, or an uncontrolled combination of elements, such element or such combination having self-regulating properties
    • G05F3/02—Regulating voltage or current
    • G05F3/08—Regulating voltage or current wherein the variable is DC
    • G05F3/10—Regulating voltage or current wherein the variable is DC using uncontrolled devices with non-linear characteristics
    • G05F3/16—Regulating voltage or current wherein the variable is DC using uncontrolled devices with non-linear characteristics being semiconductor devices
    • G05F3/20—Regulating voltage or current wherein the variable is DC using uncontrolled devices with non-linear characteristics being semiconductor devices using diode- transistor combinations
    • G05F3/26—Current mirrors
    • G05F3/262—Current mirrors using field-effect transistors only

Definitions

  • the present invention relates to an integrated circuit capable of developing current sources of constant value, with a view to supplying current, for example, to analog functions of an integrated circuit.
  • CMOS technology is used here, that is to say that the circuits produced essentially comprise N-channel and P-channel MOS (Metal-Oxide-Semiconductor) transistors.
  • MOS Metal-Oxide-Semiconductor
  • the guiding idea of the present invention is that it is known, in CMOS technology, to produce transistors whose threshold voltage can be modified by ion implantation, this operation being carried out during the stages of manufacture of the integrated circuit, so that one can designate by masking certain transistors whose threshold voltage must be higher or lower (in absolute value) than others.
  • the threshold voltage of these chosen transistors can be adjusted to a desired value by acting on the dose of implanted ions.
  • the present invention provides a particularly simple transistor assembly for using this property and producing, from two transistors having different threshold voltages, one or more current sources stable in temperature and in dependent on the voltage supply.
  • couples of transistors operating in saturated conditions are used and interconnected by connections such that the current or voltage conditions existing in another can be copied by a transistor, until the terminals appear of a resistance of known value exactly the difference between the threshold voltages of two transistors having undergone a different ion implantation.
  • the current which crosses this resistance is stable and one arranges to make it cross at least one MOS transistor operating in saturated mode and to make recopy this current (with a factor of proportionality near if it is desired) by at least one other transistor MOS having the same gate-source bias voltage as the first and the same threshold voltage.
  • a particularly simple assembly consists in having a voltage source which supplies in parallel two similar sets of three transistors in series, each transistor of one of the sets having a counterpart of the same type of channel in the other set and the relationships between the geometries of two homologous transistors being the same for all the transistors of the sets;
  • the first transistors of the sets are of a first type of channel and have the same threshold voltage; they have their grids joined together, and moreover that of the second set has its grid joined to its drain;
  • the second transistors, of the opposite channel type have the same threshold voltage and have their gates joined together, and moreover that of the first assembly has its gate joined to its drain;
  • the third transistors, of the first type of channel have their gate joined to their drain and they have different threshold voltages (one of them for example having not undergone as the very transistors of the same type an ion implantation intended to lower in absolute value its threshold voltage, or having alone undergone an ion implantation intended to increase in absolute value its threshold voltage).
  • a resistor of known value, integrated or not, is inserted in series between the second and the third transistor of one of the assemblies.
  • at least one additional MOS transistor is provided, apart from the two sets, to serve as a constant and stable supply current generator, this transistor having its source and its gate connected to the source and to the gate of the first or of the third transistor of one of the assemblies and having the same threshold voltage as the transistor to which it is connected to copy the current flowing through the latter (to within a proportionality factor known).
  • additional transistors can be provided, each having their gate and their source connected to the gate and to the source respectively of the first or of the third transistor of one of the assemblies.
  • Each of these additional transistors serves as a stable current source since it copies the stable current into the resistor.
  • the additional transistor (s) have a known geometry factor with respect to the transistors to which they are connected, so that the current which they recopy is in a known relationship with the stable current in the resistor.
  • each first or third transistor as well as each additional transistor, that is to say constitute, instead of a single transistor, a plurality of individual partial transistors all connected in parallel (same gate, source and drain connection) playing exactly the same role as a single transistor but can be located in several places.
  • the assembly of transistors according to the invention effectively makes it possible to have a stable current in the resistor because it appears across its terminals a voltage which is the difference of the threshold voltages of two MOS transistors, only one of which has undergone an adjustment ion implantation.
  • This voltage therefore the current flowing through the resistor, does not depend on the temperature or the supply voltage of the circuit and moreover it is very stable over time.
  • the current produced in the resistor depends on the temperature to the same extent as the resistor, and the latter is chosen to be as stable as possible, whether integrated or external. If it is integrated, one will choose among the resistances diffused that which presents the lowest coefficient of temperature.
  • the arrangement of the invention comprises a first pair of homologous transistors, one of which copies the current of the other (to within a factor), a second pair of homologous transistors, the a copy of the source voltage of the other, a third pair of homologous transistors but with different threshold voltages which generates a voltage difference, a resistance in series with one of the transistors of the third couple to make up for this voltage difference, and at least one additional transistor for copying (to within a factor) the current in one of the preceding transistors.
  • the key to the invention lies in the correspondence of the ratios of geometry factors of all the pairs of homologous transistors, and in the exact correspondence threshold voltages of all the pairs of homologous transistors except one of them which must precisely generate a 'voltage difference. It must also be ensured that the threshold voltage of the additional current copying transistor (s) is indeed the same as the threshold voltage of the transistor to which its gate and its source are connected.
  • the circuit of FIG. 1 is therefore intended to produce a stable current source intended to supply an analog circuit part 10 which is in principle integrated on the same substrate as the current source according to the invention.
  • This analog circuit can for example be an amplifier part: many differential amplifiers in particular use constant current sources.
  • the entire integrated circuit (analog part 10 and current source according to the invention) is supplied for example by symmetrical voltage levels + V and -V.
  • the transistor T 1 is the counterpart of the transistor T ' 1 , the transistor T 2 of the transistor T' 2 and the transistor T 3 of the transistor T ' 3 .
  • the transistors T l and T ' 1 are N-channel (for example); the transistors T 2 , T ' 2 and T 3 , T' 3 are of the channel type opposite, in this case P in the example chosen.
  • the transistors T 1 , T 2 and T 3 can have any geometry; the transistors T ' l , T' 2 and T ' 3 have geometries in the same ratio as the transistors T 1 , T 2 and T 3 , that is to say that there is a constant coefficient of proportionality between the homologous transistors of the two sets in series.
  • the homologous transistors T l and T ' l have the same threshold voltage; the homologous transistors T 2 and T ' 2 also have the same threshold voltage; on the other hand the transistors T 3 and T ' 3 have different threshold voltages, respectively V T3 and V' T3 .
  • all the P-channel MOS transistors of the integrated circuit, and in particular the transistors T 2 , T ' 2 and T' 3 have undergone ion implantation through their gate isolation to lower their threshold voltage. The transistor T 3 on the contrary was masked during this operation so that it retains a higher threshold voltage in absolute value than the transistor T ' 3 and the others.
  • resistor R 1 has been incorporated in series between the drain of transistor T' 2 and the source of transistor T ' 3 . It should be noted here that this resistor R 1 can be incorporated in the integrated circuit, and then be produced in the form of a portion of doped silicon, or it can be external to the circuit and connected to the latter by means of pins of external connection and metallic connections.
  • the transistor T ' 1 has its drain connected to its gate which itself is connected to the gate of the transistor T l , according to a conventional arrangement known as "current mirror", so that the current in the transistor T l copies the current in transistor T ' 1 to the nearest proportionality factor which is the ratio K between the geometry of transistor T l and the geometry of transistor T' 1 (which is also the relationship between T 2 and T ' 2 and the relationship between T 3 and T' 3 )
  • the drain of transistor T 2 is connected to its gate, which is itself also connected to the gate of transistor T ' 2 . It is also a mirror assembly of currents, but this time, the sources of the transistors T 2 and T ' 2 are not connected to each other so that the gate-source voltage of the transistors T 2 and T ' 2 is not directly imposed.
  • the current which crosses T 2 is the same as the current which crosses T l (I 1 ) and the current which crosses T ' 2 is the same as the current which crosses T' 1 (I ' 1 ).
  • the transistors T 3 and T ' 3 have their sources connected to the supply voltage + V; they preferably have their grid connected to their drain; by always applying the same formula for calculating the current in saturated regime, and taking into account that the currents Il and I ' 1 which cross T 3 and T' 3 are in the ratio K of the geometries of the transistors T 3 and T ' 3 , we immediately deduce that it appears between the drains (that is to say the gates) of the transistors T 3 and T ' 3 a voltage difference which is precisely equal to the difference of the threshold voltages of these transistors .
  • V 3 V 2
  • R 1 is inserted between the drain of T ' 3 and the source of T' 2
  • the current I ′ 1 is therefore a current with a well-defined value, stable over time, stable in temperature, and independent of the supply voltage + V, -V.
  • the current Il in the first set in series of the transistors T 1 , T 2 , T 3 is also a stable current since it copies the 5 current I ' 1 to a factor of proportionality which is the ratio K between the geometries of the transistors of the first and second set in series. This ratio is independent of the temperature of course.
  • the transistor T “ 1 is then placed in series between the analog circuit 10 and the supply connection V +, and a stable current is thus produced which enters it into the circuit 10.
  • an outgoing current i ' 1 can also be produced by connecting a feedback transistor T "' 1 , in series between the supply connection -V and the analog circuit 10.
  • the current outgoing I ' 1 may very well be provided in isolation or in addition to the current Il and it is not necessarily equal to the current Il.
  • the transistor T "' 1 copies the current into the transistor T ' 1 (or T l ) if we connect his grill le and its source at the gate and at the source of T ' 1 (or T l ) . .
  • K " is the ratio between the geometry of transistor T"' 1 and that of transistor T' 1 , these two transistors having the same threshold voltage, the current i ' 1 will be K "I' 1 .
  • FIG. 1 only one analog circuit 10 has been represented, supplied by a re-entering current and an outgoing current i ' 1 ; it is obviously possible to provide several analog circuits each supplied by a feedback transistor having its gate and its source connected to one of the transistors traversed by the stable currents Il or I ' 1 (in practice the transistors T 1 , T' 1 and T '3) .
  • FIG 2 there is shown a current supply circuit quite similar to that of Figure 1, in which one seeks to supply several analog circuits 10, 20, etc., each requiring a particular stable current reference and possibly arranged in different places of the global integrated circuit chip.
  • the transistor T ' 3 is in the form of several transistors T' 31 , T '32 ⁇ etc all connected in parallel.
  • the transistor T '1 is in the form of several transistors T' ll, T '12 ... etc.
  • the transistor T "1 is in the form of several transistor T '11, T' 12 ... etc.
  • the transistor T" '1 is in the form of several transistors T''' 11, -T " '12. ..etc.
  • the stable supply currents which result therefrom, i 11 , i 12 ⁇ or i ' ll , i' 12 ... are copying currents of I ' 1 in a proportionality ratio corresponding to the ratio of geometry factors of the juxtaposed transistors which give rise to these feedback currents.

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Physics & Mathematics (AREA)
  • Nonlinear Science (AREA)
  • Electromagnetism (AREA)
  • General Physics & Mathematics (AREA)
  • Radar, Positioning & Navigation (AREA)
  • Automation & Control Theory (AREA)
  • Control Of Electrical Variables (AREA)
  • Amplifiers (AREA)
  • Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
EP81401753A 1980-11-14 1981-10-30 Integrierte Konstantstromquelle in der CMOS-Technologie Expired EP0052553B1 (de)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
FR8024232A FR2494519A1 (fr) 1980-11-14 1980-11-14 Generateur de courant integre en technologie cmos
FR8024232 1980-11-14

Publications (2)

Publication Number Publication Date
EP0052553A1 true EP0052553A1 (de) 1982-05-26
EP0052553B1 EP0052553B1 (de) 1985-03-27

Family

ID=9247977

Family Applications (1)

Application Number Title Priority Date Filing Date
EP81401753A Expired EP0052553B1 (de) 1980-11-14 1981-10-30 Integrierte Konstantstromquelle in der CMOS-Technologie

Country Status (5)

Country Link
US (1) US4442398A (de)
EP (1) EP0052553B1 (de)
JP (1) JPS57111711A (de)
DE (1) DE3169594D1 (de)
FR (1) FR2494519A1 (de)

Cited By (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0064513A4 (de) * 1980-11-17 1983-03-23 Motorola Inc Polarisationsstromreferenzkreis.
US4450367A (en) * 1981-12-14 1984-05-22 Motorola, Inc. Delta VBE bias current reference circuit
US4618815A (en) * 1985-02-11 1986-10-21 At&T Bell Laboratories Mixed threshold current mirror
EP0627820A3 (de) * 1993-06-02 1994-12-14 Motorola, Inc. Ladungspumpenschaltung mit programmierbarem Pumpenstrom und System
FR2721119A1 (fr) * 1994-06-13 1995-12-15 Sgs Thomson Microelectronics Source de courant stable en température.
FR2744262A1 (fr) * 1996-01-31 1997-08-01 Sgs Thomson Microelectronics Dispositif de reference de courant en circuit integre
EP0788047A1 (de) * 1996-01-31 1997-08-06 STMicroelectronics S.A. Vorrichtung zur Erzeugung von Referenzstrom in einer integrierten Schaltung
WO1997050026A1 (en) * 1996-06-25 1997-12-31 Lsi Logic Corporation Apparatus and method for generating a current with a positive temperature coefficient
EP0895354A3 (de) * 1997-07-31 2000-05-03 Nortel Networks Corporation Spannungsgesteuerter Oszillator

Families Citing this family (34)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4532467A (en) * 1983-03-14 1985-07-30 Vitafin N.V. CMOS Circuits with parameter adapted voltage regulator
JPS61212907A (ja) * 1985-03-18 1986-09-20 Fujitsu Ltd 半導体集積回路
US4788455A (en) * 1985-08-09 1988-11-29 Mitsubishi Denki Kabushiki Kaisha CMOS reference voltage generator employing separate reference circuits for each output transistor
JPS6324406A (ja) * 1986-07-17 1988-02-01 Seikosha Co Ltd 定電流回路
JP2508077B2 (ja) * 1987-04-22 1996-06-19 日本電気株式会社 定電流源回路
US4837459A (en) * 1987-07-13 1989-06-06 International Business Machines Corp. CMOS reference voltage generation
US4797580A (en) * 1987-10-29 1989-01-10 Northern Telecom Limited Current-mirror-biased pre-charged logic circuit
US4769589A (en) * 1987-11-04 1988-09-06 Teledyne Industries, Inc. Low-voltage, temperature compensated constant current and voltage reference circuit
GB2214018A (en) * 1987-12-23 1989-08-23 Philips Electronic Associated Current mirror circuit arrangement
JP2705169B2 (ja) * 1988-12-17 1998-01-26 日本電気株式会社 定電流供給回路
JP3009109B2 (ja) * 1989-11-07 2000-02-14 富士通株式会社 半導体集積回路
JPH04111008A (ja) * 1990-08-30 1992-04-13 Oki Electric Ind Co Ltd 定電流源回路
JP2978226B2 (ja) * 1990-09-26 1999-11-15 三菱電機株式会社 半導体集積回路
US5257039A (en) * 1991-09-23 1993-10-26 Eastman Kodak Company Non-impact printhead and driver circuit for use therewith
US5362988A (en) * 1992-05-01 1994-11-08 Texas Instruments Incorporated Local mid-rail generator circuit
JP3114391B2 (ja) * 1992-10-14 2000-12-04 三菱電機株式会社 中間電圧発生回路
JPH0793977A (ja) * 1993-04-26 1995-04-07 Samsung Electron Co Ltd 半導体メモリ装置の中間電圧発生回路
DE4334513C1 (de) * 1993-10-09 1994-10-20 Itt Ind Gmbh Deutsche CMOS-Schaltung mit erhöhter Spannungsfestigkeit
JPH07191769A (ja) * 1993-12-27 1995-07-28 Toshiba Corp 基準電流発生回路
US5541488A (en) * 1994-04-11 1996-07-30 Sundstrand Corporation Method and apparatus for controlling induction motors
FR2721773B1 (fr) * 1994-06-27 1996-09-06 Sgs Thomson Microelectronics Dispositif de mise en veille partielle d'une source de polarisation et circuit de commande d'une telle source.
US5635869A (en) * 1995-09-29 1997-06-03 International Business Machines Corporation Current reference circuit
US5726563A (en) * 1996-11-12 1998-03-10 Motorola, Inc. Supply tracking temperature independent reference voltage generator
US6069520A (en) * 1997-07-09 2000-05-30 Denso Corporation Constant current circuit using a current mirror circuit and its application
IT1304670B1 (it) * 1998-10-05 2001-03-28 Cselt Centro Studi Lab Telecom Circuito in tecnologia cmos per la generazione di un riferimento incorrente.
EP1094599B1 (de) * 1999-10-21 2004-12-22 STMicroelectronics S.r.l. Eine Schaltung zur Kompensation der Differenz der Vgs-Spannungen zweier MOS-Transistoren
EP1315063A1 (de) * 2001-11-14 2003-05-28 Dialog Semiconductor GmbH Schwellenspannungunabhängige Stromreferenz eines MOS Transistors
KR100460458B1 (ko) * 2002-07-26 2004-12-08 삼성전자주식회사 외부 전압 글리치에 안정적인 내부 전압 발생 회로
JP2004274207A (ja) * 2003-03-06 2004-09-30 Renesas Technology Corp バイアス電圧発生回路および差動増幅器
FR2867893A1 (fr) * 2004-03-18 2005-09-23 St Microelectronics Sa Dispositif pour l'etablissement d'un courant d'ecriture dans une memoire de type mram et memoire comprenant un tel dispositif
US20050237106A1 (en) * 2004-04-22 2005-10-27 Oki Electric Industry Co., Ltd. Constant-current generating circuit
US7548051B1 (en) * 2008-02-21 2009-06-16 Mediatek Inc. Low drop out voltage regulator
JP4837111B2 (ja) * 2009-03-02 2011-12-14 株式会社半導体理工学研究センター 基準電流源回路
US9563222B2 (en) * 2014-05-08 2017-02-07 Varian Medical Systems, Inc. Differential reference signal distribution method and system

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB2016801A (en) * 1978-03-08 1979-09-26 Hitachi Ltd Reference voltage generating device
DE2826624A1 (de) * 1978-06-19 1979-12-20 Itt Ind Gmbh Deutsche Integrierte igfet-konstantstromquelle

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS562017A (en) * 1979-06-19 1981-01-10 Toshiba Corp Constant electric current circuit
JPS56121114A (en) * 1980-02-28 1981-09-22 Seiko Instr & Electronics Ltd Constant-current circuit
NL8001558A (nl) * 1980-03-17 1981-10-16 Philips Nv Stroomstabilisator opgebouwd met veldeffekttransistor van het verrijkingstype.
US4342926A (en) * 1980-11-17 1982-08-03 Motorola, Inc. Bias current reference circuit

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB2016801A (en) * 1978-03-08 1979-09-26 Hitachi Ltd Reference voltage generating device
DE2826624A1 (de) * 1978-06-19 1979-12-20 Itt Ind Gmbh Deutsche Integrierte igfet-konstantstromquelle

Non-Patent Citations (2)

* Cited by examiner, † Cited by third party
Title
Electronic Design, Vol. 26, No. 23 Novembre 1978 Rochelle Park, US D. BINGHAM: " CMOS: Higher Speeds, more Drive and Analog Capability Expand its Horizons ", pages 74-82 * pages 80, 81, Paragraphes: " CMOS Biasing Beats Bipolar " et " Biasing Scheme for Analog CMOS ", figure 6 *
IEEE Journal of Solid-State Circuits, Vol. SC-14, No. 3, Juin 1979 New York, US G. TZANATEAS et al.: "A CMOS Bandgap Voltage Reference", pages 655-657 * en entier * *

Cited By (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0064513A4 (de) * 1980-11-17 1983-03-23 Motorola Inc Polarisationsstromreferenzkreis.
US4450367A (en) * 1981-12-14 1984-05-22 Motorola, Inc. Delta VBE bias current reference circuit
US4618815A (en) * 1985-02-11 1986-10-21 At&T Bell Laboratories Mixed threshold current mirror
EP0627820A3 (de) * 1993-06-02 1994-12-14 Motorola, Inc. Ladungspumpenschaltung mit programmierbarem Pumpenstrom und System
FR2721119A1 (fr) * 1994-06-13 1995-12-15 Sgs Thomson Microelectronics Source de courant stable en température.
EP0687967A1 (de) * 1994-06-13 1995-12-20 STMicroelectronics S.A. Temperaturstabilisierte Stromquelle
US5644216A (en) * 1994-06-13 1997-07-01 Sgs-Thomson Microelectronics, S.A. Temperature-stable current source
FR2744262A1 (fr) * 1996-01-31 1997-08-01 Sgs Thomson Microelectronics Dispositif de reference de courant en circuit integre
EP0788047A1 (de) * 1996-01-31 1997-08-06 STMicroelectronics S.A. Vorrichtung zur Erzeugung von Referenzstrom in einer integrierten Schaltung
WO1997050026A1 (en) * 1996-06-25 1997-12-31 Lsi Logic Corporation Apparatus and method for generating a current with a positive temperature coefficient
EP0895354A3 (de) * 1997-07-31 2000-05-03 Nortel Networks Corporation Spannungsgesteuerter Oszillator

Also Published As

Publication number Publication date
FR2494519A1 (fr) 1982-05-21
EP0052553B1 (de) 1985-03-27
DE3169594D1 (en) 1985-05-02
JPH0261052B2 (de) 1990-12-19
FR2494519B1 (de) 1984-10-12
JPS57111711A (en) 1982-07-12
US4442398A (en) 1984-04-10

Similar Documents

Publication Publication Date Title
EP0052553B1 (de) Integrierte Konstantstromquelle in der CMOS-Technologie
EP0733961B1 (de) Referenzstromgenerator in CMOS-Technologie
EP0594834B1 (de) In Standard-CMOS-Technologie realisierte, zwischen einer Logikschaltung mit niedriger Versorgungsspannung und einer Ausgangsstufe mit hoher Versorgungsspannung, liegende Schaltung
CH697322B1 (fr) Procédé de génération d'un courant sensiblement indépendent de la température et dispositif permettant de mettre en oeuvre ce procédé.
FR2478342A1 (fr) Stabilisateur de courant realise a l'aide de transistors a effet de champs fonctionnant selon le mode d'enrichissement
FR2677793A1 (fr) Circuit pour produire une tension d'alimentation interne.
EP0583203B1 (de) Schaltung zum Ziehen des Eingangs einer integrierten Schaltung auf einen definierten Zustand
EP0432058A1 (de) Dynamische Isolierschaltung für integrierte Schaltungen
EP0700141B1 (de) Temperaturdetektor auf einer integrierten Schaltung
EP0424264A1 (de) Stromquelle mit niedrigem Temperaturkoeffizient
FR2672749A1 (fr) Amplificateur operationnel a transconductance a grande excursion de mode commun.
CH632610A5 (fr) Source de tension de reference realisee sous forme d'un circuit integre a transistors mos.
EP2067090A1 (de) Spannungsreferenz-elektronikschaltung
EP0237094A1 (de) Vordiffundierte Gatterfeld-Halbleitervorrichtung für speziell hergestellte Schaltungen
EP0188401A2 (de) Referenzspannungsquelle
EP1416538A2 (de) Photodetektor für einen Bildsensor
FR2809833A1 (fr) Source de courant a faible dependance en temperature
EP0649079A1 (de) Geregelter Spannungsquellengenerator der Bandgapbauart
EP0447729B1 (de) Gegen Rauschen geschützter Schwellwertdetektor
FR2957732A1 (fr) Etage de sortie d'un circuit electronique
FR2458945A1 (fr) Amplificateur differentiel mos
EP0738038A1 (de) Stromverstärker
CH649162A5 (fr) Circuit de regulation de basse tension.
EP1040580A1 (de) Cmos ausgangsverstärker unabhängig von temperatur,speisespannung und der herstellungsqualität seiner transistoren
EP0480815B1 (de) Integrierte Verstärkerschaltung mit einziger Eingangssignalverbindung

Legal Events

Date Code Title Description
PUAI Public reference made under article 153(3) epc to a published international application that has entered the european phase

Free format text: ORIGINAL CODE: 0009012

AK Designated contracting states

Designated state(s): DE FR GB IT NL

17P Request for examination filed

Effective date: 19820611

ITF It: translation for a ep patent filed
GRAA (expected) grant

Free format text: ORIGINAL CODE: 0009210

AK Designated contracting states

Designated state(s): DE FR GB IT NL

REF Corresponds to:

Ref document number: 3169594

Country of ref document: DE

Date of ref document: 19850502

PLBE No opposition filed within time limit

Free format text: ORIGINAL CODE: 0009261

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: NO OPPOSITION FILED WITHIN TIME LIMIT

26N No opposition filed
PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: NL

Payment date: 19901031

Year of fee payment: 10

ITTA It: last paid annual fee
PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: NL

Effective date: 19920501

NLV4 Nl: lapsed or anulled due to non-payment of the annual fee
REG Reference to a national code

Ref country code: FR

Ref legal event code: D6

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: FR

Payment date: 20001010

Year of fee payment: 20

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: DE

Payment date: 20001023

Year of fee payment: 20

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: GB

Payment date: 20001025

Year of fee payment: 20

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: GB

Free format text: LAPSE BECAUSE OF EXPIRATION OF PROTECTION

Effective date: 20011029

REG Reference to a national code

Ref country code: GB

Ref legal event code: PE20

Effective date: 20011029