JP2012156551A - コンポーネントをパッケージングするプロセス、およびパッケージングされたコンポーネント - Google Patents
コンポーネントをパッケージングするプロセス、およびパッケージングされたコンポーネント Download PDFInfo
- Publication number
- JP2012156551A JP2012156551A JP2012098089A JP2012098089A JP2012156551A JP 2012156551 A JP2012156551 A JP 2012156551A JP 2012098089 A JP2012098089 A JP 2012098089A JP 2012098089 A JP2012098089 A JP 2012098089A JP 2012156551 A JP2012156551 A JP 2012156551A
- Authority
- JP
- Japan
- Prior art keywords
- contact
- connection
- wafer
- functional
- region
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Images
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
- H10P54/00—Cutting or separating of wafers, substrates or parts of devices
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W20/00—Interconnections in chips, wafers or substrates
- H10W20/20—Interconnections within wafers or substrates, e.g. through-silicon vias [TSV]
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W95/00—Packaging processes not covered by the other groups of this subclass
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W72/00—Interconnections or connectors in packages
- H10W72/071—Connecting or disconnecting
- H10W72/072—Connecting or disconnecting of bump connectors
- H10W72/07251—Connecting or disconnecting of bump connectors characterised by changes in properties of the bump connectors during connecting
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W72/00—Interconnections or connectors in packages
- H10W72/071—Connecting or disconnecting
- H10W72/073—Connecting or disconnecting of die-attach connectors
- H10W72/07331—Connecting techniques
- H10W72/07337—Connecting techniques using a polymer adhesive, e.g. an adhesive based on silicone or epoxy
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W72/00—Interconnections or connectors in packages
- H10W72/20—Bump connectors, e.g. solder bumps or copper pillars; Dummy bumps; Thermal bumps
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W72/00—Interconnections or connectors in packages
- H10W72/20—Bump connectors, e.g. solder bumps or copper pillars; Dummy bumps; Thermal bumps
- H10W72/29—Bond pads specially adapted therefor
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W72/00—Interconnections or connectors in packages
- H10W72/30—Die-attach connectors
- H10W72/351—Materials of die-attach connectors
- H10W72/352—Materials of die-attach connectors comprising metals or metalloids, e.g. solders
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W72/00—Interconnections or connectors in packages
- H10W72/30—Die-attach connectors
- H10W72/351—Materials of die-attach connectors
- H10W72/353—Materials of die-attach connectors not comprising solid metals or solid metalloids, e.g. ceramics
- H10W72/354—Materials of die-attach connectors not comprising solid metals or solid metalloids, e.g. ceramics comprising polymers
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W72/00—Interconnections or connectors in packages
- H10W72/50—Bond wires
- H10W72/531—Shapes of wire connectors
- H10W72/536—Shapes of wire connectors the connected ends being ball-shaped
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W72/00—Interconnections or connectors in packages
- H10W72/50—Bond wires
- H10W72/551—Materials of bond wires
- H10W72/552—Materials of bond wires comprising metals or metalloids, e.g. silver
- H10W72/5522—Materials of bond wires comprising metals or metalloids, e.g. silver comprising gold [Au]
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W72/00—Interconnections or connectors in packages
- H10W72/50—Bond wires
- H10W72/551—Materials of bond wires
- H10W72/552—Materials of bond wires comprising metals or metalloids, e.g. silver
- H10W72/5524—Materials of bond wires comprising metals or metalloids, e.g. silver comprising aluminium [Al]
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W72/00—Interconnections or connectors in packages
- H10W72/50—Bond wires
- H10W72/59—Bond pads specially adapted therefor
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W72/00—Interconnections or connectors in packages
- H10W72/90—Bond pads, in general
- H10W72/931—Shapes of bond pads
- H10W72/932—Plan-view shape, i.e. in top view
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W72/00—Interconnections or connectors in packages
- H10W72/90—Bond pads, in general
- H10W72/931—Shapes of bond pads
- H10W72/934—Cross-sectional shape, i.e. in side view
Landscapes
- Micromachines (AREA)
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
- Dicing (AREA)
- Packaging Frangible Articles (AREA)
- Mechanical Treatment Of Semiconductor (AREA)
- Solid State Image Pick-Up Elements (AREA)
- Fats And Perfumes (AREA)
- Acyclic And Carbocyclic Compounds In Medicinal Compositions (AREA)
- Lubricants (AREA)
- Laminated Bodies (AREA)
Abstract
本発明は、ウェハ・レベル・パッケージング・プロセスに関係し、またこの方法でパッケージングされたコンポーネントに関係する。
【解決手段】
本発明の目的は、高い歩留まりを保証し、光学および/または微小機械コンポーネントにも好適であり、機能領域からの接続部の改善された熱機械的減結合を達成するこのタイプのプロセスを実現することである。
本発明のプロセスによれば、ベース基板は、複数の本体領域と複数の接続領域に分割され、本体領域はそれぞれの場合に機能領域上に広がり、接続領域は接触接続陥凹部に関してオフセットされる。次いで、コンポーネントは、本体領域および接続領域内で異なる厚さを持つようになるまで本体領域または接続領域内で薄くされ、その後、ウェハ・アセンブリは複数のチップにダイスカットされる。
【選択図】図1
Description
適切であれば、ベース基板は、厚さ0まで薄くされる、つまり、完全に取り除かれる。
コンポーネントの機能領域が配列された、機能側およびその機能側の向かい側の背面を備えるベース基板と、
後者の機能側でベース基板に永久的に結合され、機能領域を覆う形で広がり、ベース基板と被覆基材との間の結合、つまり結合層が、気密または準気密ハウジングが機能領域の周りに形成されるように機能領域を囲む、被覆基材と、
特にハウジングを通じて機能領域に電気的に接続される、ベース基板上の接触面とを備える。
ベース基板は本体領域と接続領域とに分割され、本体領域は機能領域上に横方向に広がって、ハウジングの一部を形成し、接続領域は特に後者に隣接する接触接続陥凹部に関して横方向にオフセットされ、
コンポーネント、特にベース基板は、本体領域内で異なる厚さを有し、接続領域、つまりベース基板は特に適切であれば完全に取り除かれる本体領域または接続領域内で非常に薄くされる。
そうでない場合、プロセスの特徴も参照される。
さらに、特に第1の不動態化層400と同じ材料からできている第2の不動態化層402が、第1の不動態化層400に施されている。第2の不動態化層402は、少なくとも、接触再分配層410の、接触面130に接続されている部分412に広がり、この実施例では、後者を不動態化するためにソーイング・ストリート302に広がる。つまり、連続する第2の不動態化層402が施されるが、クリアなままであるか、または二次接触面の上で露出される。被覆基材200の陥凹部は、キャビティ201を定める。
Claims (5)
- a) 機能側上に一又はそれ以上の機能領域を形成するために、ウエハを処理する工程、前記各機能領域は、少なくとも1つの電気的コンタクトを有し、ウエハの前記側は、ウエハの背部側を含む機能側に対向し、
b) 被覆基材を前記ウエハの前記側へ結合する工程、
c) 前記ウエハの前記背部側を均一に薄くする工程、
d) 各対応する領域において、基体領域と接続領域の間に異なる厚さを提供するように、前記一又はそれ以上の機能領域に対応する領域において、前記ウエハの前記均一に薄くされた背部側を選択的に薄くする工程、
e) 更に、前記背部側を薄くして、各機能領域の前記ウエハの機能側上の前記少なくとも一つのコンタクトを露出する工程、
f) 機能領域の前記露出したコンタクトとその対応する接続領域の間に電気的接続を形成する工程、及び、
g) 前記ウエハをダイスカットして、1つ又はそれ以上のコンポネントへ前記各機能領域を分離する工程を含む、方法。
- 前記工程b)における結合工程が、ウエハをその機能側へ被覆基材を糊付け、結合、及び接着的貼付けする工程を含む、請求項1記載の方法。
- 工程d)における選択的に薄くする工程が、リソグラフィ工程を含む、請求項1記載の方法。
- 工程e)の更に薄くする工程が、リソグラフィ工程を含む、請求項1記載の方法。
- 工程c)の均一に薄くする工程が、研磨又はエッチングを含む、請求項1記載の方法。
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| DE10356885A DE10356885B4 (de) | 2003-12-03 | 2003-12-03 | Verfahren zum Gehäusen von Bauelementen und gehäustes Bauelement |
| DE10356885.9 | 2003-12-03 |
Related Parent Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2006541821A Division JP5329758B2 (ja) | 2003-12-03 | 2004-11-15 | コンポーネントをパッケージングするプロセス、およびパッケージングされたコンポーネント |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| JP2012156551A true JP2012156551A (ja) | 2012-08-16 |
Family
ID=34638391
Family Applications (2)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2006541821A Expired - Fee Related JP5329758B2 (ja) | 2003-12-03 | 2004-11-15 | コンポーネントをパッケージングするプロセス、およびパッケージングされたコンポーネント |
| JP2012098089A Pending JP2012156551A (ja) | 2003-12-03 | 2012-04-23 | コンポーネントをパッケージングするプロセス、およびパッケージングされたコンポーネント |
Family Applications Before (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2006541821A Expired - Fee Related JP5329758B2 (ja) | 2003-12-03 | 2004-11-15 | コンポーネントをパッケージングするプロセス、およびパッケージングされたコンポーネント |
Country Status (10)
| Country | Link |
|---|---|
| US (2) | US7700397B2 (ja) |
| EP (1) | EP1700337B1 (ja) |
| JP (2) | JP5329758B2 (ja) |
| KR (1) | KR20060126636A (ja) |
| CN (1) | CN1890789A (ja) |
| AT (1) | ATE461525T1 (ja) |
| DE (2) | DE10356885B4 (ja) |
| IL (1) | IL175341A (ja) |
| TW (1) | TW200524066A (ja) |
| WO (1) | WO2005055310A2 (ja) |
Families Citing this family (20)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| DE10356885B4 (de) | 2003-12-03 | 2005-11-03 | Schott Ag | Verfahren zum Gehäusen von Bauelementen und gehäustes Bauelement |
| US7371676B2 (en) * | 2005-04-08 | 2008-05-13 | Micron Technology, Inc. | Method for fabricating semiconductor components with through wire interconnects |
| US7393770B2 (en) * | 2005-05-19 | 2008-07-01 | Micron Technology, Inc. | Backside method for fabricating semiconductor components with conductive interconnects |
| US7307348B2 (en) * | 2005-12-07 | 2007-12-11 | Micron Technology, Inc. | Semiconductor components having through wire interconnects (TWI) |
| US7659612B2 (en) | 2006-04-24 | 2010-02-09 | Micron Technology, Inc. | Semiconductor components having encapsulated through wire interconnects (TWI) |
| US7531443B2 (en) * | 2006-12-08 | 2009-05-12 | Micron Technology, Inc. | Method and system for fabricating semiconductor components with through interconnects and back side redistribution conductors |
| US8178965B2 (en) * | 2007-03-14 | 2012-05-15 | Infineon Technologies Ag | Semiconductor module having deflecting conductive layer over a spacer structure |
| DE102007030284B4 (de) * | 2007-06-29 | 2009-12-31 | Schott Ag | Verfahren zum Verpacken von Halbleiter-Bauelementen und verfahrensgemäß hergestelltes Zwischenprodukt |
| US8580596B2 (en) * | 2009-04-10 | 2013-11-12 | Nxp, B.V. | Front end micro cavity |
| US20100320595A1 (en) * | 2009-06-22 | 2010-12-23 | Honeywell International Inc. | Hybrid hermetic interface chip |
| DE102011018295B4 (de) * | 2011-04-20 | 2021-06-24 | Austriamicrosystems Ag | Verfahren zum Schneiden eines Trägers für elektrische Bauelemente |
| KR101131782B1 (ko) | 2011-07-19 | 2012-03-30 | 디지털옵틱스 코포레이션 이스트 | 집적 모듈용 기판 |
| US9768223B2 (en) * | 2011-12-21 | 2017-09-19 | Xintec Inc. | Electronics device package and fabrication method thereof |
| TWI607534B (zh) * | 2013-04-19 | 2017-12-01 | 精材科技股份有限公司 | 晶片封裝體及其製造方法 |
| US9070747B2 (en) * | 2013-06-27 | 2015-06-30 | Flipchip International Llc | Electroplating using dielectric bridges |
| MA36343B1 (fr) * | 2013-10-14 | 2016-04-29 | Nemotek Technologies | Procédé de métallisation en cuivre destiné à la fabrication d'un circuit intégré en utilisant la technologie wafer level packaging 3d |
| KR20160090972A (ko) * | 2015-01-22 | 2016-08-02 | 에스케이하이닉스 주식회사 | 이미지 센서 패키지 및 제조 방법 |
| DE102015203393A1 (de) * | 2015-02-25 | 2016-08-25 | Infineon Technologies Ag | Halbleiterelement und Verfahren zu Herstellen von diesem |
| US10818625B1 (en) * | 2019-06-19 | 2020-10-27 | Nanya Technology Corporation | Electronic device |
| TWI863679B (zh) * | 2023-11-06 | 2024-11-21 | 矽品精密工業股份有限公司 | 基板結構、具有該基板結構之電子封裝件與製法 |
Citations (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH11191642A (ja) * | 1997-12-26 | 1999-07-13 | Rohm Co Ltd | 半導体発光素子、半導体発光モジュール、およびこれらの製造方法 |
| JPH11297972A (ja) * | 1998-04-10 | 1999-10-29 | Fujitsu Ltd | 半導体装置の製造方法 |
Family Cites Families (35)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH01217993A (ja) * | 1988-02-26 | 1989-08-31 | Hitachi Ltd | 半導体装置 |
| US5354695A (en) * | 1992-04-08 | 1994-10-11 | Leedy Glenn J | Membrane dielectric isolation IC fabrication |
| US5946553A (en) * | 1991-06-04 | 1999-08-31 | Micron Technology, Inc. | Process for manufacturing a semiconductor package with bi-substrate die |
| EP0547807A3 (en) * | 1991-12-16 | 1993-09-22 | General Electric Company | Packaged electronic system |
| JP2948018B2 (ja) * | 1992-03-17 | 1999-09-13 | 三菱電機株式会社 | 半導体装置およびその製造方法 |
| JPH06295962A (ja) * | 1992-10-20 | 1994-10-21 | Ibiden Co Ltd | 電子部品搭載用基板およびその製造方法並びに電子部品搭載装置 |
| JPH06244437A (ja) * | 1993-02-17 | 1994-09-02 | Oki Electric Ind Co Ltd | 半導体ウエハ |
| US5635762A (en) * | 1993-05-18 | 1997-06-03 | U.S. Philips Corporation | Flip chip semiconductor device with dual purpose metallized ground conductor |
| KR100389754B1 (ko) | 1994-11-22 | 2003-10-17 | 코닌클리즈케 필립스 일렉트로닉스 엔.브이. | 반도체장치 |
| JP3487524B2 (ja) * | 1994-12-20 | 2004-01-19 | 株式会社ルネサステクノロジ | 半導体装置及びその製造方法 |
| DE19620940A1 (de) * | 1995-11-17 | 1997-05-22 | Werner Prof Dr Buff | Elektronisches Bauelement und Verfahren zu seiner Herstellung |
| US6171888B1 (en) * | 1996-03-08 | 2001-01-09 | Lsi Logic Corp. | Multi-layer tab tape having distinct signal, power and ground planes, semiconductor device assembly employing same, apparatus for and method of assembling same |
| JP3170199B2 (ja) * | 1996-03-15 | 2001-05-28 | 株式会社東芝 | 半導体装置及びその製造方法及び基板フレーム |
| JP2891665B2 (ja) * | 1996-03-22 | 1999-05-17 | 株式会社日立製作所 | 半導体集積回路装置およびその製造方法 |
| US5904496A (en) * | 1997-01-24 | 1999-05-18 | Chipscale, Inc. | Wafer fabrication of inside-wrapped contacts for electronic devices |
| US6051489A (en) * | 1997-05-13 | 2000-04-18 | Chipscale, Inc. | Electronic component package with posts on the active side of the substrate |
| IL123207A0 (en) * | 1998-02-06 | 1998-09-24 | Shellcase Ltd | Integrated circuit device |
| US6114221A (en) * | 1998-03-16 | 2000-09-05 | International Business Machines Corporation | Method and apparatus for interconnecting multiple circuit chips |
| JP3129288B2 (ja) * | 1998-05-28 | 2001-01-29 | 日本電気株式会社 | マイクロ波集積回路マルチチップモジュール、マイクロ波集積回路マルチチップモジュールの実装構造 |
| US6075712A (en) * | 1999-01-08 | 2000-06-13 | Intel Corporation | Flip-chip having electrical contact pads on the backside of the chip |
| EP1148546A1 (de) * | 2000-04-19 | 2001-10-24 | Infineon Technologies AG | Verfahren zur Justierung von Strukturen auf einem Halbleiter-substrat |
| DE10104868A1 (de) * | 2001-02-03 | 2002-08-22 | Bosch Gmbh Robert | Mikromechanisches Bauelement sowie ein Verfahren zur Herstellung eines mikromechanischen Bauelements |
| US6717254B2 (en) * | 2001-02-22 | 2004-04-06 | Tru-Si Technologies, Inc. | Devices having substrates with opening passing through the substrates and conductors in the openings, and methods of manufacture |
| WO2003019653A2 (de) | 2001-08-24 | 2003-03-06 | Schott Glas | Verfahren zum kontaktieren und gehäusen von integrierten schaltungen |
| AU2002333693A1 (en) * | 2001-08-24 | 2003-04-01 | Schott Glas | Method for producing micro-electromechanical components |
| DE10141571B8 (de) * | 2001-08-24 | 2005-05-25 | Schott Ag | Verfahren zum Zusammenbau eines Halbleiterbauelements und damit hergestellte integrierte Schaltungsanordnung, die für dreidimensionale, mehrschichtige Schaltungen geeignet ist |
| US6559530B2 (en) * | 2001-09-19 | 2003-05-06 | Raytheon Company | Method of integrating MEMS device with low-resistivity silicon substrates |
| TW560018B (en) * | 2001-10-30 | 2003-11-01 | Asia Pacific Microsystems Inc | A wafer level packaged structure and method for manufacturing the same |
| US7098072B2 (en) * | 2002-03-01 | 2006-08-29 | Agng, Llc | Fluxless assembly of chip size semiconductor packages |
| US6806557B2 (en) * | 2002-09-30 | 2004-10-19 | Motorola, Inc. | Hermetically sealed microdevices having a single crystalline silicon getter for maintaining vacuum |
| TWI227050B (en) | 2002-10-11 | 2005-01-21 | Sanyo Electric Co | Semiconductor device and method for manufacturing the same |
| TWI241700B (en) * | 2003-01-22 | 2005-10-11 | Siliconware Precision Industries Co Ltd | Packaging assembly with integrated circuits redistribution routing semiconductor die and method for fabrication |
| JP2004349593A (ja) | 2003-05-26 | 2004-12-09 | Sanyo Electric Co Ltd | 半導体装置及びその製造方法 |
| US6777263B1 (en) * | 2003-08-21 | 2004-08-17 | Agilent Technologies, Inc. | Film deposition to enhance sealing yield of microcap wafer-level package with vias |
| DE10356885B4 (de) | 2003-12-03 | 2005-11-03 | Schott Ag | Verfahren zum Gehäusen von Bauelementen und gehäustes Bauelement |
-
2003
- 2003-12-03 DE DE10356885A patent/DE10356885B4/de not_active Expired - Fee Related
-
2004
- 2004-11-15 CN CNA2004800358730A patent/CN1890789A/zh active Pending
- 2004-11-15 KR KR1020067011088A patent/KR20060126636A/ko not_active Ceased
- 2004-11-15 WO PCT/EP2004/012917 patent/WO2005055310A2/en not_active Ceased
- 2004-11-15 DE DE602004026112T patent/DE602004026112D1/de not_active Expired - Lifetime
- 2004-11-15 EP EP04797893A patent/EP1700337B1/en not_active Expired - Lifetime
- 2004-11-15 JP JP2006541821A patent/JP5329758B2/ja not_active Expired - Fee Related
- 2004-11-15 AT AT04797893T patent/ATE461525T1/de not_active IP Right Cessation
- 2004-11-15 US US10/580,284 patent/US7700397B2/en not_active Expired - Fee Related
- 2004-11-19 TW TW093135653A patent/TW200524066A/zh unknown
-
2006
- 2006-05-01 IL IL175341A patent/IL175341A/en not_active IP Right Cessation
-
2010
- 2010-04-02 US US12/753,514 patent/US8309384B2/en not_active Expired - Fee Related
-
2012
- 2012-04-23 JP JP2012098089A patent/JP2012156551A/ja active Pending
Patent Citations (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH11191642A (ja) * | 1997-12-26 | 1999-07-13 | Rohm Co Ltd | 半導体発光素子、半導体発光モジュール、およびこれらの製造方法 |
| JPH11297972A (ja) * | 1998-04-10 | 1999-10-29 | Fujitsu Ltd | 半導体装置の製造方法 |
Also Published As
| Publication number | Publication date |
|---|---|
| US8309384B2 (en) | 2012-11-13 |
| IL175341A0 (en) | 2006-09-05 |
| DE10356885B4 (de) | 2005-11-03 |
| KR20060126636A (ko) | 2006-12-08 |
| US7700397B2 (en) | 2010-04-20 |
| JP2007513507A (ja) | 2007-05-24 |
| DE10356885A1 (de) | 2005-07-07 |
| CN1890789A (zh) | 2007-01-03 |
| US20080038868A1 (en) | 2008-02-14 |
| TW200524066A (en) | 2005-07-16 |
| US20100187669A1 (en) | 2010-07-29 |
| JP5329758B2 (ja) | 2013-10-30 |
| WO2005055310A3 (en) | 2005-11-03 |
| IL175341A (en) | 2010-06-30 |
| EP1700337A2 (en) | 2006-09-13 |
| DE602004026112D1 (de) | 2010-04-29 |
| ATE461525T1 (de) | 2010-04-15 |
| WO2005055310A2 (en) | 2005-06-16 |
| EP1700337B1 (en) | 2010-03-17 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP2012156551A (ja) | コンポーネントをパッケージングするプロセス、およびパッケージングされたコンポーネント | |
| US6607941B2 (en) | Process and structure improvements to shellcase style packaging technology | |
| US7847416B2 (en) | Wafer level package and method of fabricating the same | |
| US7265440B2 (en) | Methods and apparatus for packaging integrated circuit devices | |
| US6284573B1 (en) | Wafer level fabrication and assembly of chip scale packages | |
| KR100851931B1 (ko) | 반도체 패키지용의 개선된 상호접속 구조 | |
| JP2002025948A (ja) | ウエハーの分割方法、半導体デバイス、および半導体デバイスの製造方法 | |
| US8237256B2 (en) | Integrated package | |
| CN108538732A (zh) | 半导体器件以及制造半导体器件的方法 | |
| CN112864224A (zh) | 具有薄半导体管芯的半导体器件 | |
| CN108807197A (zh) | 具有侧壁金属化部的芯片封装 | |
| JP3402086B2 (ja) | 半導体装置およびその製造方法 | |
| JP2007157844A (ja) | 半導体装置、および半導体装置の製造方法 | |
| CN113964046A (zh) | 芯片-衬底复合半导体器件 | |
| US6107179A (en) | Integrated flexible interconnection | |
| US12559362B2 (en) | Micro-electro mechanical system and manufacturing method thereof | |
| WO2006061792A2 (en) | Hermetically sealed integrated circuit package | |
| EP3776852B1 (en) | Package for electric device and method of manufacturing the package | |
| KR100336576B1 (ko) | 웨이퍼 레벨 패키지 | |
| JPH08222685A (ja) | マイクロパッケージ構造及びその製造方法 | |
| KR100587031B1 (ko) | 웨이퍼 레벨 패키지 | |
| EP0961319A2 (en) | Integrated flexible interconnection |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20120523 |
|
| RD04 | Notification of resignation of power of attorney |
Free format text: JAPANESE INTERMEDIATE CODE: A7424 Effective date: 20120926 |
|
| A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20130903 |
|
| A601 | Written request for extension of time |
Free format text: JAPANESE INTERMEDIATE CODE: A601 Effective date: 20131203 |
|
| A602 | Written permission of extension of time |
Free format text: JAPANESE INTERMEDIATE CODE: A602 Effective date: 20131206 |
|
| A601 | Written request for extension of time |
Free format text: JAPANESE INTERMEDIATE CODE: A601 Effective date: 20131227 |
|
| A602 | Written permission of extension of time |
Free format text: JAPANESE INTERMEDIATE CODE: A602 Effective date: 20140108 |
|
| A02 | Decision of refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A02 Effective date: 20140424 |