JPH0531299B2 - - Google Patents
Info
- Publication number
- JPH0531299B2 JPH0531299B2 JP6076483A JP6076483A JPH0531299B2 JP H0531299 B2 JPH0531299 B2 JP H0531299B2 JP 6076483 A JP6076483 A JP 6076483A JP 6076483 A JP6076483 A JP 6076483A JP H0531299 B2 JPH0531299 B2 JP H0531299B2
- Authority
- JP
- Japan
- Prior art keywords
- wiring
- check
- forming
- hole
- layer
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Landscapes
- Testing Or Measuring Of Semiconductors Or The Like (AREA)
- Drying Of Semiconductors (AREA)
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP6076483A JPS59188144A (ja) | 1983-04-08 | 1983-04-08 | 多層配線の形成法 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP6076483A JPS59188144A (ja) | 1983-04-08 | 1983-04-08 | 多層配線の形成法 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS59188144A JPS59188144A (ja) | 1984-10-25 |
| JPH0531299B2 true JPH0531299B2 (de) | 1993-05-12 |
Family
ID=13151666
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP6076483A Granted JPS59188144A (ja) | 1983-04-08 | 1983-04-08 | 多層配線の形成法 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS59188144A (de) |
Families Citing this family (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2890442B2 (ja) * | 1989-02-27 | 1999-05-17 | 日本電気株式会社 | 半導体装置のコンタクトホールの目ずれ検査方法 |
| KR100333368B1 (ko) * | 1995-09-13 | 2002-09-04 | 주식회사 하이닉스반도체 | 반도체소자의결함체크를위한테스트패턴 |
-
1983
- 1983-04-08 JP JP6076483A patent/JPS59188144A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS59188144A (ja) | 1984-10-25 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US6288453B1 (en) | Alignment of openings in semiconductor fabrication | |
| JPH03502147A (ja) | 自己整列薄膜抵抗体を有する集積回路チップ | |
| JP2718380B2 (ja) | 半導体装置の電気特性検査パターン及び検査方法 | |
| JPH0529483A (ja) | 半導体集積装置 | |
| JPH0374032B2 (de) | ||
| JPH0531299B2 (de) | ||
| JP2890442B2 (ja) | 半導体装置のコンタクトホールの目ずれ検査方法 | |
| GB2073951A (en) | Multilayer interconnections for an integrated circuit | |
| JP3124085B2 (ja) | 半導体装置 | |
| JP2000260842A (ja) | 配線間ショート検出用テストエレメントグループ、その製造方法及び配線間ショート検出方法 | |
| JPS6340347A (ja) | 半導体集積回路装置 | |
| JP2782804B2 (ja) | 半導体装置 | |
| JPH0669154A (ja) | スル−ホ−ル構造およびその製造方法 | |
| JPH04188753A (ja) | 多層配線半導体装置 | |
| JPS63292672A (ja) | 半導体装置 | |
| JPH053237A (ja) | スルーホール/上層配線の合わせずれ検知方法 | |
| KR101035594B1 (ko) | 콘택홀 간을 연결하는 연결부와 비아홀 간을 연결하는연결부가 서로 수직하게 배치된 반도체 집적 소자 | |
| JPH0618195B2 (ja) | 集積回路装置 | |
| JPS6148779B2 (de) | ||
| JPH0779137B2 (ja) | 半導体装置 | |
| JPH02199849A (ja) | 集積回路装置 | |
| JPS62217627A (ja) | 半導体素子の探針装置 | |
| JPH03123059A (ja) | 半導体装置 | |
| JPH0267730A (ja) | 半導体装置 | |
| JPH06291259A (ja) | 半導体装置 |