JPH0574939B2 - - Google Patents
Info
- Publication number
- JPH0574939B2 JPH0574939B2 JP23020285A JP23020285A JPH0574939B2 JP H0574939 B2 JPH0574939 B2 JP H0574939B2 JP 23020285 A JP23020285 A JP 23020285A JP 23020285 A JP23020285 A JP 23020285A JP H0574939 B2 JPH0574939 B2 JP H0574939B2
- Authority
- JP
- Japan
- Prior art keywords
- voltage element
- crystal silicon
- groove
- single crystal
- depth
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Landscapes
- Element Separation (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP23020285A JPS6288334A (ja) | 1985-10-15 | 1985-10-15 | 誘電体絶縁分離基板の製造方法 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP23020285A JPS6288334A (ja) | 1985-10-15 | 1985-10-15 | 誘電体絶縁分離基板の製造方法 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS6288334A JPS6288334A (ja) | 1987-04-22 |
| JPH0574939B2 true JPH0574939B2 (de) | 1993-10-19 |
Family
ID=16904177
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP23020285A Granted JPS6288334A (ja) | 1985-10-15 | 1985-10-15 | 誘電体絶縁分離基板の製造方法 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS6288334A (de) |
Families Citing this family (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS63268253A (ja) * | 1987-04-24 | 1988-11-04 | Matsushita Electric Works Ltd | 絶縁層分離基板およびその製法 |
| US6833602B1 (en) * | 2002-09-06 | 2004-12-21 | Lattice Semiconductor Corporation | Device having electrically isolated low voltage and high voltage regions and process for fabricating the device |
-
1985
- 1985-10-15 JP JP23020285A patent/JPS6288334A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS6288334A (ja) | 1987-04-22 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US5120666A (en) | Manufacturing method for semiconductor device | |
| JP2737808B2 (ja) | Soiウエハ上の下地絶縁体層の上のシリコン・デバイス層にシリコンの複数の薄いデバイス・メサを形成する方法 | |
| JPH077144A (ja) | Soiトランジスタおよびそれを形成する方法 | |
| US20040173850A1 (en) | Isolation for SOI chip with multiple silicon film thicknesses | |
| US4554059A (en) | Electrochemical dielectric isolation technique | |
| JPH0574939B2 (de) | ||
| US4579625A (en) | Method of producing a complementary semiconductor device with a dielectric isolation structure | |
| EP0469583A2 (de) | Halbleitersubstrat mit einer vollständig dielektrischen Isolationsstruktur und Verfahren dessen Herstellung | |
| KR20230115936A (ko) | 모놀리식 적층 소자용 웨이퍼의 제조 방법 및 모놀리식 적층 소자용 접합 웨이퍼 | |
| JPS6362252A (ja) | 誘電体絶縁分離基板の製造方法 | |
| JP2812013B2 (ja) | 半導体装置の製造方法 | |
| JPH04181755A (ja) | 誘電体分離基板及びその製造方法 | |
| JPH03105944A (ja) | 誘電体分離基板の製造方法 | |
| JPS62130537A (ja) | 集積回路の素子間分離方法 | |
| JPH02260442A (ja) | 誘電体分離型半導体基板 | |
| JP3013632B2 (ja) | 誘電体分離基板の製造方法 | |
| JP3189320B2 (ja) | 半導体装置の製造方法 | |
| KR100256375B1 (ko) | 절연층 매몰 실리콘 기판상의 금속 배선형성 방법 | |
| KR20230115937A (ko) | Soi 웨이퍼의 제조 방법 및 soi 접합 웨이퍼 | |
| JPH01181439A (ja) | 誘電体分離型半導体基板及びその製造方法 | |
| JPH0212854A (ja) | 誘電体分離型半導体集積回路基板の製造方法 | |
| JPS61271842A (ja) | 半導体素子の製造方法 | |
| JPS61287142A (ja) | 誘電体分離基板の製造方法 | |
| JPS5897845A (ja) | 半導体装置 | |
| JPS62247539A (ja) | 半導体装置の製造方法 |