JPS5999541A - 算術論理演算回路 - Google Patents

算術論理演算回路

Info

Publication number
JPS5999541A
JPS5999541A JP57208862A JP20886282A JPS5999541A JP S5999541 A JPS5999541 A JP S5999541A JP 57208862 A JP57208862 A JP 57208862A JP 20886282 A JP20886282 A JP 20886282A JP S5999541 A JPS5999541 A JP S5999541A
Authority
JP
Japan
Prior art keywords
signal
carry
transistor
digit
circuit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP57208862A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0210450B2 (de
Inventor
Shigetatsu Katori
香取　重達
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp, Nippon Electric Co Ltd filed Critical NEC Corp
Priority to JP57208862A priority Critical patent/JPS5999541A/ja
Publication of JPS5999541A publication Critical patent/JPS5999541A/ja
Publication of JPH0210450B2 publication Critical patent/JPH0210450B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G06F7/50—Adding; Subtracting
    • G06F7/501—Half or full adders, i.e. basic adder cells for one denomination
    • G06F7/503—Half or full adders, i.e. basic adder cells for one denomination using carry switching, i.e. the incoming carry being connected directly, or only via an inverter, to the carry output under control of a carry propagate signal

Landscapes

  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • Computational Mathematics (AREA)
  • Mathematical Analysis (AREA)
  • Pure & Applied Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Computing Systems (AREA)
  • Mathematical Optimization (AREA)
  • General Engineering & Computer Science (AREA)
JP57208862A 1982-11-29 1982-11-29 算術論理演算回路 Granted JPS5999541A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP57208862A JPS5999541A (ja) 1982-11-29 1982-11-29 算術論理演算回路

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP57208862A JPS5999541A (ja) 1982-11-29 1982-11-29 算術論理演算回路

Publications (2)

Publication Number Publication Date
JPS5999541A true JPS5999541A (ja) 1984-06-08
JPH0210450B2 JPH0210450B2 (de) 1990-03-08

Family

ID=16563345

Family Applications (1)

Application Number Title Priority Date Filing Date
JP57208862A Granted JPS5999541A (ja) 1982-11-29 1982-11-29 算術論理演算回路

Country Status (1)

Country Link
JP (1) JPS5999541A (de)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS61143842A (ja) * 1984-12-14 1986-07-01 アールシーエー　トムソン　ライセンシング　コーポレイシヨン ２進減算段
JPH0322022A (ja) * 1989-06-19 1991-01-30 Nec Corp ダイナミック演算装置

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS61143842A (ja) * 1984-12-14 1986-07-01 アールシーエー　トムソン　ライセンシング　コーポレイシヨン ２進減算段
JPH0322022A (ja) * 1989-06-19 1991-01-30 Nec Corp ダイナミック演算装置

Also Published As

Publication number Publication date
JPH0210450B2 (de) 1990-03-08

Similar Documents

Publication Publication Date Title
EP0171088A2 (de) Mikroprozessor mit unabhängig in Standby-Zustand versetzbarer Ausführungseinheit
EP0097779B1 (de) Logikschaltung
EP0244142B1 (de) CMOS-Datenregister
EP0311046A2 (de) Programmierbares logisches Feld
US6624665B2 (en) CMOS skewed static logic and method of synthesis
JPS5999541A (ja) 算術論理演算回路
JPS6244284B2 (de)
EP0224841B1 (de) Logisch arithmetische Schaltung
US5406506A (en) Domino adder circuit having MOS transistors in the carry evaluating paths
US4851716A (en) Single plane dynamic decoder
US4839849A (en) Ripple-carry adder
JP2856355B2 (ja) 半導体集積回路
JPH0573703A (ja) 半導体集積回路装置
JP2723765B2 (ja) プログラマブル・ロジック・アレイおよびそれを用いたマイクロコンピュータ
JPH0239232A (ja) データ処理装置
GB2121573A (en) Programmable logic array circuit
JP2697444B2 (ja) 出力バッファ回路
Goyal et al. Design and analysis four bit hybrid full adder cell using gate diffusion input technique and domino logic
KR890001225B1 (ko) 고속 익스클루시브 오아게이트를 이용한 시모오스 가산기
JP3012276B2 (ja) 出力回路
JPS6075126A (ja) 多入力論理回路
JP2797355B2 (ja) Ｄ形フリップフロップ回路
JPH01105612A (ja) 相補型ｍｏｓ集積回路
SU411643A1 (de)
JPS58200321A (ja) バスインタ−フエイス回路