JPS6148175B2 - - Google Patents

Info

Publication number
JPS6148175B2
JPS6148175B2 JP54136993A JP13699379A JPS6148175B2 JP S6148175 B2 JPS6148175 B2 JP S6148175B2 JP 54136993 A JP54136993 A JP 54136993A JP 13699379 A JP13699379 A JP 13699379A JP S6148175 B2 JPS6148175 B2 JP S6148175B2
Authority
JP
Japan
Prior art keywords
signal processing
memory cell
processing
circuit
cell group
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP54136993A
Other languages
English (en)
Japanese (ja)
Other versions
JPS5660948A (en
Inventor
Hirohisa Karibe
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP13699379A priority Critical patent/JPS5660948A/ja
Publication of JPS5660948A publication Critical patent/JPS5660948A/ja
Publication of JPS6148175B2 publication Critical patent/JPS6148175B2/ja
Granted legal-status Critical Current

Links

JP13699379A 1979-10-25 1979-10-25 Signal processing system of digital logic circuit constituting closed loop Granted JPS5660948A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP13699379A JPS5660948A (en) 1979-10-25 1979-10-25 Signal processing system of digital logic circuit constituting closed loop

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP13699379A JPS5660948A (en) 1979-10-25 1979-10-25 Signal processing system of digital logic circuit constituting closed loop

Publications (2)

Publication Number Publication Date
JPS5660948A JPS5660948A (en) 1981-05-26
JPS6148175B2 true JPS6148175B2 (de) 1986-10-23

Family

ID=15188268

Family Applications (1)

Application Number Title Priority Date Filing Date
JP13699379A Granted JPS5660948A (en) 1979-10-25 1979-10-25 Signal processing system of digital logic circuit constituting closed loop

Country Status (1)

Country Link
JP (1) JPS5660948A (de)

Also Published As

Publication number Publication date
JPS5660948A (en) 1981-05-26

Similar Documents

Publication Publication Date Title
US4953128A (en) Variable delay circuit for delaying input data
US4800524A (en) Modulo address generator
KR100945968B1 (ko) 반도체기억장치
EP0150940B1 (de) Datenformatwandler
JPH06188850A (ja) データ転送方式及びデータ転送装置
US4095283A (en) First in-first out memory array containing special bits for replacement addressing
JPH01182992A (ja) 半導体記憶装置
EP0416513B1 (de) FIFO-Speicher
US4393482A (en) Shift register
US5201058A (en) Control system for transferring vector data without waiting for transfer end of the previous vector data
JPS6148175B2 (de)
JPS603714B2 (ja) 可変長シフトレジスタ
JPH04326138A (ja) 高速メモリｉｃ
US5708842A (en) Apparatus for changing coefficients utilized to perform a convolution operation having address generator which uses initial count number and up/down count inputs received from external
CN119556986B (zh) 一种面向存储器多位宽数据写入的寄存器结构及写入方法
JPS5947394B2 (ja) 可変長二次元シストレジスタ
JPS6362083A (ja) 射影デ−タ生成方式
JPH08237084A (ja) タイミング信号発生回路
JPS61246848A (ja) 動作履歴記憶回路
JPH08204990A (ja) 画像メモリ装置
JPS59212061A (ja) アウトパルスダイヤル回路
JPS6064573A (ja) 画信号縮小方式
JPS6143792B2 (de)
JPH05199555A (ja) 時分割スイッチ
JPH0720142B2 (ja) シリアルインタフェース回路