JPS6149444A - 半導体素子の実装方法 - Google Patents

半導体素子の実装方法

Info

Publication number
JPS6149444A
JPS6149444A JP59171076A JP17107684A JPS6149444A JP S6149444 A JPS6149444 A JP S6149444A JP 59171076 A JP59171076 A JP 59171076A JP 17107684 A JP17107684 A JP 17107684A JP S6149444 A JPS6149444 A JP S6149444A
Authority
JP
Japan
Prior art keywords
semiconductor element
substrate
circuit board
heat
hole
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP59171076A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0317221B2 (mo
Inventor
Kenji Watanabe
謙二 渡辺
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp filed Critical NEC Corp
Priority to JP59171076A priority Critical patent/JPS6149444A/ja
Publication of JPS6149444A publication Critical patent/JPS6149444A/ja
Publication of JPH0317221B2 publication Critical patent/JPH0317221B2/ja
Granted legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W70/00—Package substrates; Interposers; Redistribution layers [RDL]
    • H10W70/60—Insulating or insulated package substrates; Interposers; Redistribution layers
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W40/00—Arrangements for thermal protection or thermal control
    • H10W40/10—Arrangements for heating
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W70/00—Package substrates; Interposers; Redistribution layers [RDL]
    • H10W70/60—Insulating or insulated package substrates; Interposers; Redistribution layers
    • H10W70/67—Insulating or insulated package substrates; Interposers; Redistribution layers characterised by their insulating layers or insulating parts
    • H10W70/68—Shapes or dispositions thereof
    • H10W70/682—Shapes or dispositions thereof comprising holes having chips therein
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W70/00—Package substrates; Interposers; Redistribution layers [RDL]
    • H10W70/60—Insulating or insulated package substrates; Interposers; Redistribution layers
    • H10W70/67—Insulating or insulated package substrates; Interposers; Redistribution layers characterised by their insulating layers or insulating parts
    • H10W70/68—Shapes or dispositions thereof
    • H10W70/685—Shapes or dispositions thereof comprising multiple insulating layers
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/071—Connecting or disconnecting
    • H10W72/075—Connecting or disconnecting of bond wires
    • H10W72/07551—Connecting or disconnecting of bond wires characterised by changes in properties of the bond wires during the connecting
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/50—Bond wires
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/50—Bond wires
    • H10W72/541—Dispositions of bond wires
    • H10W72/5445—Dispositions of bond wires being orthogonal to a side surface of the chip, e.g. parallel arrangements
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W90/00—Package configurations
    • H10W90/701—Package configurations characterised by the relative positions of pads or connectors relative to package parts
    • H10W90/731—Package configurations characterised by the relative positions of pads or connectors relative to package parts of die-attach connectors
    • H10W90/737—Package configurations characterised by the relative positions of pads or connectors relative to package parts of die-attach connectors between a chip and a laterally-adjacent lead frame, conducting package substrate or heat sink

Landscapes

  • Cooling Or The Like Of Semiconductors Or Solid State Devices (AREA)
JP59171076A 1984-08-17 1984-08-17 半導体素子の実装方法 Granted JPS6149444A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP59171076A JPS6149444A (ja) 1984-08-17 1984-08-17 半導体素子の実装方法

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP59171076A JPS6149444A (ja) 1984-08-17 1984-08-17 半導体素子の実装方法

Publications (2)

Publication Number Publication Date
JPS6149444A true JPS6149444A (ja) 1986-03-11
JPH0317221B2 JPH0317221B2 (mo) 1991-03-07

Family

ID=15916567

Family Applications (1)

Application Number Title Priority Date Filing Date
JP59171076A Granted JPS6149444A (ja) 1984-08-17 1984-08-17 半導体素子の実装方法

Country Status (1)

Country Link
JP (1) JPS6149444A (mo)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5885853A (en) * 1990-06-22 1999-03-23 Digital Equipment Corporation Hollow chip package and method of manufacture

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5885853A (en) * 1990-06-22 1999-03-23 Digital Equipment Corporation Hollow chip package and method of manufacture

Also Published As

Publication number Publication date
JPH0317221B2 (mo) 1991-03-07

Similar Documents

Publication Publication Date Title
US5488256A (en) Semiconductor device with interconnect substrates
JPH07193187A (ja) 同一平面ヒ−トシンクおよび電気コンタクトを有する電子デバイス
JPH0550134B2 (mo)
JPH07111408A (ja) モジュール式ハイブリッド・アセンブリ
KR20010029445A (ko) 이중 접지를 지닌 알에프 전력 패키지
JP2002217339A (ja) 電気部品用熱放散装置及び方法
JPH0773122B2 (ja) 封止型半導体装置
US20080017406A1 (en) Thermal conduit
JP2504486B2 (ja) 混成集積回路構造
JPH10247704A (ja) 回路装置及びその製造方法
SE517916C2 (sv) Chipsbärare, system och förfarande vid tillverkning av chipsbärare
JPS6271301A (ja) マイクロ波集積回路装置
JPS62134957A (ja) 半導体装置
JPH0317221B2 (mo)
JPH03132059A (ja) Ｉｃの実装方法
JPH04296103A (ja) 高周波半導体混成集積回路装置
US20250253212A1 (en) Semiconductor package having an electrical contact member for down-connecting a contact pad with a substrate
JP2000133745A (ja) 半導体装置
TW594948B (en) Package for an electrical device
JPH0636592Y2 (ja) 混成集積回路装置
JP2879503B2 (ja) 面実装型電子回路装置
JP2583507B2 (ja) 半導体実装回路装置
JPH05109940A (ja) 混成集積回路
JPH0648876Y2 (ja) 半導体装置
JPH09283887A (ja) 半導体装置及びこの装置に用いる金属絶縁基板