JPS6214855B2 - - Google Patents

Info

Publication number
JPS6214855B2
JPS6214855B2 JP59208256A JP20825684A JPS6214855B2 JP S6214855 B2 JPS6214855 B2 JP S6214855B2 JP 59208256 A JP59208256 A JP 59208256A JP 20825684 A JP20825684 A JP 20825684A JP S6214855 B2 JPS6214855 B2 JP S6214855B2
Authority
JP
Japan
Prior art keywords
data
signal
bank
write
storage means
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP59208256A
Other languages
English (en)
Japanese (ja)
Other versions
JPS60167029A (ja
Inventor
Shunichi Torii
Shigeo Nagashima
Koichiro Omoda
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hitachi Ltd
Original Assignee
Hitachi Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hitachi Ltd filed Critical Hitachi Ltd
Priority to JP59208256A priority Critical patent/JPS60167029A/ja
Publication of JPS60167029A publication Critical patent/JPS60167029A/ja
Publication of JPS6214855B2 publication Critical patent/JPS6214855B2/ja
Granted legal-status Critical Current

Links

Landscapes

  • Advance Control (AREA)
JP59208256A 1984-10-05 1984-10-05 デ−タ処理装置 Granted JPS60167029A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP59208256A JPS60167029A (ja) 1984-10-05 1984-10-05 デ−タ処理装置

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP59208256A JPS60167029A (ja) 1984-10-05 1984-10-05 デ−タ処理装置

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
JP55129326A Division JPS6057090B2 (ja) 1980-09-19 1980-09-19 データ記憶装置およびそれを用いた処理装置

Related Child Applications (1)

Application Number Title Priority Date Filing Date
JP2750788A Division JPS63197274A (ja) 1988-02-10 1988-02-10 データ処理装置

Publications (2)

Publication Number Publication Date
JPS60167029A JPS60167029A (ja) 1985-08-30
JPS6214855B2 true JPS6214855B2 (mo) 1987-04-04

Family

ID=16553228

Family Applications (1)

Application Number Title Priority Date Filing Date
JP59208256A Granted JPS60167029A (ja) 1984-10-05 1984-10-05 デ−タ処理装置

Country Status (1)

Country Link
JP (1) JPS60167029A (mo)

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5492143A (en) * 1977-12-29 1979-07-21 Fujitsu Ltd Control system for pipeline arithmetic unit
JPS5692672A (en) * 1979-12-26 1981-07-27 Fujitsu Ltd Vector operation processor

Also Published As

Publication number Publication date
JPS60167029A (ja) 1985-08-30

Similar Documents

Publication Publication Date Title
US4809161A (en) Data storage device
EP0248906A1 (en) Multi-port memory system
US4862419A (en) High speed pointer based first-in-first-out memory
US4222102A (en) Data buffer memory of the "first-in, first-out" type, comprising a variable input and a variable output
US6259648B1 (en) Methods and apparatus for implementing pseudo dual port memory
JP2020509524A (ja) 書き込みバイパス部を備えたメモリ回路
JP2008181551A (ja) ベクトルレジスタを備えたコンピュータにおけるベクトルテールゲーティング
US7069406B2 (en) Double data rate synchronous SRAM with 100% bus utilization
KR20020052669A (ko) 선입 선출 메모리 및 이 메모리의 플래그 신호 발생방법
CA2000145C (en) Data transfer controller
JPH04105149A (ja) メモリアクセス装置
JPS6214855B2 (mo)
US5845312A (en) System for accessing dynamic random access memory where the logic/control circuit temporarily stops upon word line switching
JPS63197274A (ja) データ処理装置
JPH01119823A (ja) 先入れ先出し記憶装置
JPS599944B2 (ja) デ−タ処理装置
JPS5849960B2 (ja) 情報チエツク方式
JPS6080193A (ja) メモリシステム
JPH0242893A (ja) 時分割スイッチ
JPS6232552A (ja) 記憶装置
JPH0542010B2 (mo)
JPH05257878A (ja) バッファ装置
JPH01103755A (ja) データ転送装置
JPH04241635A (ja) 多重スキャンパス制御方式
JPH0673128B2 (ja) 記憶制御方式