JPH0516173B2 - - Google Patents
Info
- Publication number
- JPH0516173B2 JPH0516173B2 JP57175071A JP17507182A JPH0516173B2 JP H0516173 B2 JPH0516173 B2 JP H0516173B2 JP 57175071 A JP57175071 A JP 57175071A JP 17507182 A JP17507182 A JP 17507182A JP H0516173 B2 JPH0516173 B2 JP H0516173B2
- Authority
- JP
- Japan
- Prior art keywords
- oxide film
- substrate
- film
- isolation region
- forming
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W10/00—Isolation regions in semiconductor bodies between components of integrated devices
- H10W10/01—Manufacture or treatment
- H10W10/011—Manufacture or treatment of isolation regions comprising dielectric materials
- H10W10/012—Manufacture or treatment of isolation regions comprising dielectric materials using local oxidation of silicon [LOCOS]
- H10W10/0125—Manufacture or treatment of isolation regions comprising dielectric materials using local oxidation of silicon [LOCOS] comprising introducing electrical impurities in local oxidation regions, e.g. to alter LOCOS oxide growth characteristics
- H10W10/0126—Manufacture or treatment of isolation regions comprising dielectric materials using local oxidation of silicon [LOCOS] comprising introducing electrical impurities in local oxidation regions, e.g. to alter LOCOS oxide growth characteristics introducing electrical active impurities in local oxidation regions to create channel stoppers
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W10/00—Isolation regions in semiconductor bodies between components of integrated devices
- H10W10/10—Isolation regions comprising dielectric materials
- H10W10/13—Isolation regions comprising dielectric materials formed using local oxidation of silicon [LOCOS], e.g. sealed interface localised oxidation [SILO] or side-wall mask isolation [SWAMI]
Landscapes
- Local Oxidation Of Silicon (AREA)
- Element Separation (AREA)
- Formation Of Insulating Films (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP57175071A JPS5965445A (ja) | 1982-10-05 | 1982-10-05 | 半導体素子分離領域の形成方法 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP57175071A JPS5965445A (ja) | 1982-10-05 | 1982-10-05 | 半導体素子分離領域の形成方法 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS5965445A JPS5965445A (ja) | 1984-04-13 |
| JPH0516173B2 true JPH0516173B2 (2) | 1993-03-03 |
Family
ID=15989717
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP57175071A Granted JPS5965445A (ja) | 1982-10-05 | 1982-10-05 | 半導体素子分離領域の形成方法 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS5965445A (2) |
Families Citing this family (9)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| NL8401711A (nl) * | 1984-05-29 | 1985-12-16 | Philips Nv | Werkwijze voor het vervaardigen van een halfgeleiderinrichting met een siliciumlichaam waarin plaatselijk een verzonken oxidelaag is aangebracht. |
| JPH01315141A (ja) * | 1988-06-15 | 1989-12-20 | Toshiba Corp | 半導体装置の製造方法 |
| US5260229A (en) * | 1991-08-30 | 1993-11-09 | Sgs-Thomson Microelectronics, Inc. | Method of forming isolated regions of oxide |
| KR0159532B1 (ko) * | 1991-12-24 | 1999-02-01 | 아이자와 스스무 | 반도체장치의 제조방법 및 반도체장치 |
| EP0637074A3 (en) | 1993-07-30 | 1995-06-21 | Sgs Thomson Microelectronics | Process for the production of active and isolated areas by split imaging. |
| US5977607A (en) * | 1994-09-12 | 1999-11-02 | Stmicroelectronics, Inc. | Method of forming isolated regions of oxide |
| KR100197651B1 (ko) * | 1995-11-03 | 1999-06-15 | 김영환 | 반도체 소자의 소자 분리막 제조방법 |
| US5972776A (en) * | 1995-12-22 | 1999-10-26 | Stmicroelectronics, Inc. | Method of forming a planar isolation structure in an integrated circuit |
| US5834360A (en) * | 1996-07-31 | 1998-11-10 | Stmicroelectronics, Inc. | Method of forming an improved planar isolation structure in an integrated circuit |
Family Cites Families (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US4333964A (en) * | 1980-09-15 | 1982-06-08 | General Electric Company | Method of making integrated circuits |
-
1982
- 1982-10-05 JP JP57175071A patent/JPS5965445A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS5965445A (ja) | 1984-04-13 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP2521611B2 (ja) | ツインウェルを有するcmosの製造方法 | |
| JPH0516173B2 (2) | ||
| JPS6242382B2 (2) | ||
| JP2859332B2 (ja) | 半導体装置の製造方法 | |
| JPH0210730A (ja) | 集積回路チップ上の電界効果トランジスタ用のフィールド・アイソレーション形成方法と構造 | |
| JPH03101250A (ja) | 半導体装置の製造方法 | |
| JPH0316150A (ja) | 半導体素子の製造方法 | |
| JPH0846026A (ja) | 素子分離領域を有する半導体装置の製造方法 | |
| JPH0274042A (ja) | Mis型トランジスタの製造方法 | |
| JPS61251165A (ja) | Bi−MIS集積回路の製造方法 | |
| JPS6331124A (ja) | 半導体装置の製造方法 | |
| JPS61112344A (ja) | 半導体素子分離領域の形成方法 | |
| JPH03159240A (ja) | 半導体装置の製造方法 | |
| JPS6148935A (ja) | 半導体装置の製造方法 | |
| JPH01123471A (ja) | 半導体装置の製造方法 | |
| JPS5943832B2 (ja) | 半導体装置の製造方法 | |
| JPH0480927A (ja) | 半導体装置の製造方法 | |
| JPH0239438A (ja) | 半導体装置の製造方法 | |
| JPS6229163A (ja) | 半導体装置およびその製造方法 | |
| JPS5963741A (ja) | 半導体装置の製造方法 | |
| JPS63144544A (ja) | 半導体素子間分離領域の形成方法 | |
| JPS60176263A (ja) | 半導体装置の製造方法 | |
| JPS61198662A (ja) | 半導体装置の製造方法 | |
| JPH0456233A (ja) | Mos型半導体装置の製造方法 | |
| JPS59205750A (ja) | 半導体装置の製造方法 |