JPS6418346U - - Google Patents

Info

Publication number
JPS6418346U
JPS6418346U JP9335888U JP9335888U JPS6418346U JP S6418346 U JPS6418346 U JP S6418346U JP 9335888 U JP9335888 U JP 9335888U JP 9335888 U JP9335888 U JP 9335888U JP S6418346 U JPS6418346 U JP S6418346U
Authority
JP
Japan
Prior art keywords
information
systems
transmission line
bits
microprocessor
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP9335888U
Other languages
English (en)
Japanese (ja)
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed filed Critical
Priority to JP9335888U priority Critical patent/JPS6418346U/ja
Publication of JPS6418346U publication Critical patent/JPS6418346U/ja
Pending legal-status Critical Current

Links

Landscapes

  • Hardware Redundancy (AREA)
JP9335888U 1988-07-14 1988-07-14 Pending JPS6418346U (2)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP9335888U JPS6418346U (2) 1988-07-14 1988-07-14

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP9335888U JPS6418346U (2) 1988-07-14 1988-07-14

Publications (1)

Publication Number Publication Date
JPS6418346U true JPS6418346U (2) 1989-01-30

Family

ID=31317812

Family Applications (1)

Application Number Title Priority Date Filing Date
JP9335888U Pending JPS6418346U (2) 1988-07-14 1988-07-14

Country Status (1)

Country Link
JP (1) JPS6418346U (2)

Similar Documents

Publication Publication Date Title
US20070150667A1 (en) Multiported memory with ports mapped to bank sets
JPS6418346U (2)
CA2163850A1 (en) Bus Arbitration Between an Input/Output Device and a Processing Device Including a First-In First-Out Type Write-In Buffer
EP0217479A3 (en) Information processing unit
US4788642A (en) Data control system allowing simultaneous communication between a host and a plurality of peripherals over predetermined bit lines
JP2758004B2 (ja) データ転送方法及び装置
JPS63231665A (ja) バス有効利用方式
JP2610971B2 (ja) 中央処理装置間ダイレクトメモリアクセス方式
JPH07250102A (ja) データ伝送回路
SU1278872A1 (ru) Устройство дл обмена информацией
JPH0160864B2 (2)
JPS6024745A (ja) 信号伝送方法及びその装置
JPS59106055A (ja) 相手系情報読取り方式
JP2993134B2 (ja) 監視制御データ伝送方式
JPH03107736U (2)
JPH01234962A (ja) バス制御方式
JPS59224944A (ja) デ−タ転送方式
JPS6217879Y2 (2)
JPH0316823B2 (2)
JPH07110794A (ja) プロセッサ間バスの送受信同時制御インターフェース回路
JPS6266443U (2)
JPH05216833A (ja) マルチプロセッサシステム
JPS6051145B2 (ja) コンピユ−タ接続方式
JPH03204755A (ja) データ転送装置
JPH07122990B2 (ja) 半導体記憶装置