JPS6430536U - - Google Patents

Info

Publication number
JPS6430536U
JPS6430536U JP1987124927U JP12492787U JPS6430536U JP S6430536 U JPS6430536 U JP S6430536U JP 1987124927 U JP1987124927 U JP 1987124927U JP 12492787 U JP12492787 U JP 12492787U JP S6430536 U JPS6430536 U JP S6430536U
Authority
JP
Japan
Prior art keywords
display
solder
semiconductor chip
alignment film
connection electrode
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP1987124927U
Other languages
English (en)
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed filed Critical
Priority to JP1987124927U priority Critical patent/JPS6430536U/ja
Publication of JPS6430536U publication Critical patent/JPS6430536U/ja
Pending legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10WGENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00Interconnections or connectors in packages
    • H10W72/20Bump connectors, e.g. solder bumps or copper pillars; Dummy bumps; Thermal bumps
    • H10W72/281Auxiliary members
    • H10W72/287Flow barriers

Landscapes

  • Liquid Crystal (AREA)
  • Wire Bonding (AREA)

Description

【図面の簡単な説明】
第1図は本考案の実施例を示す断面図である。 1は表示用基板、2は表示領域、3は半導体チ
ツプ、4は実装領域、5は透明電極、6は配向膜
、7は導線、8は接続電極、9は半田バンプ、1
0は半田流出防止膜。

Claims (1)

    【実用新案登録請求の範囲】
  1. 表示用透明基板上に表示パターンを形成するた
    めの表示領域と少なくとも1個以上の半導体チツ
    プを固着するための複数の接続電極が形成された
    実装領域とを備え、前記実装領域上の前記接続電
    極に前記半導体チツプの半田バンプ電極がフエイ
    スダウンボンデイング接続された表示用基板にお
    いて、前記半導体チツプが固着される前記接続電
    極の周囲を前記表示領域上に設けられる配向膜で
    覆い前記配向膜を前記半田バンプ電極から流出す
    る半田をせき止める半田流出防止膜とすることを
    特徴とする表示用基板。
JP1987124927U 1987-08-17 1987-08-17 Pending JPS6430536U (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP1987124927U JPS6430536U (ja) 1987-08-17 1987-08-17

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP1987124927U JPS6430536U (ja) 1987-08-17 1987-08-17

Publications (1)

Publication Number Publication Date
JPS6430536U true JPS6430536U (ja) 1989-02-23

Family

ID=31375079

Family Applications (1)

Application Number Title Priority Date Filing Date
JP1987124927U Pending JPS6430536U (ja) 1987-08-17 1987-08-17

Country Status (1)

Country Link
JP (1) JPS6430536U (ja)

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6111132B2 (ja) * 1979-08-07 1986-04-01 Kotobuki Sangyo

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6111132B2 (ja) * 1979-08-07 1986-04-01 Kotobuki Sangyo

Similar Documents

Publication Publication Date Title
JPS6430536U (ja)
JPS6430535U (ja)
JPS6237939U (ja)
JPS6141246Y2 (ja)
JPS62180738U (ja)
JPH0364934A (ja) 樹脂封止型半導体装置
JPS6041728Y2 (ja) 半導体装置
JPS6413144U (ja)
JP2880817B2 (ja) 半導体集積回路装置
JPH021732U (ja)
KR930007920Y1 (ko) 양면 박막회로판을 갖는 이중 패키지 구조
JPH01283948A (ja) 樹脂封止型半導体装置
JPH0513490A (ja) 樹脂封止型半導体装置
JPH0388350U (ja)
JPS62166636U (ja)
JPH0428245A (ja) 半導体装置
JPS6364899B2 (ja)
JPS6153934U (ja)
JPH02127040U (ja)
JPH0373444U (ja)
JPH0338633U (ja)
JPH0343738U (ja)
JPS6413727U (ja)
JPH01125544U (ja)
JPH0192143U (ja)